



Memory Bus




Figure 1
(Prior Art)

Operational Flowchart




Figure 3

Time Chart Descriptive of Sequence Detection




Figure 5

General Schematic of Data Value Sequence Detector




Figure 6